modm API documentation
Classes | Public Types | Static Public Member Functions | Static Public Attributes | List of all members
modm::platform::Rcc Class Reference
Platform HAL » Reset and Clock Control (RCC)

#include <modm/platform/clock/rcc.hpp>

Classes

struct  PllFactors
 

Public Types

enum  PllSource : uint32_t {
  PllSource::Hsi = RCC_PLLCFGR_PLLSRC_1, Hsi16 = Hsi, InternalClock = Hsi16, PllSource::Hse = RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0,
  PllSource::Msi = RCC_PLLCFGR_PLLSRC_0, MultiSpeedInternalClock = Msi, ExternalClock = Hse, ExternalCrystal = Hse
}
 
enum  SystemClockSource : uint32_t {
  Msi = 0, Hsi = RCC_CFGR_SW_0, Hsi16 = Hsi, Hse = RCC_CFGR_SW_1,
  Pll = RCC_CFGR_SW_1 | RCC_CFGR_SW_0
}
 
enum  RealTimeClockSource : uint32_t {
  Lsi = RCC_BDCR_RTCSEL_1, Lse = RCC_BDCR_RTCSEL_0, Hse = RCC_BDCR_RTCSEL_0 | RCC_BDCR_RTCSEL_1, ExternalClock = Hse,
  ExternalCrystal = Hse, LowSpeedInternalClock = Lsi, LowSpeedExternalClock = Lse, LowSpeedExternalCrystal = Lse
}
 
enum  WatchdogClockSource : uint32_t { LowSpeedInternalClock = 0 }
 
enum  AhbPrescaler : uint32_t {
  Div1 = 0b0000 << RCC_CFGR_HPRE_Pos, Div2 = 0b1000 << RCC_CFGR_HPRE_Pos, Div4 = 0b1001 << RCC_CFGR_HPRE_Pos, Div8 = 0b1010 << RCC_CFGR_HPRE_Pos,
  Div16 = 0b1011 << RCC_CFGR_HPRE_Pos, Div64 = 0b1100 << RCC_CFGR_HPRE_Pos, Div128 = 0b1101 << RCC_CFGR_HPRE_Pos, Div256 = 0b1110 << RCC_CFGR_HPRE_Pos,
  Div512 = 0b1111 << RCC_CFGR_HPRE_Pos
}
 
enum  Apb1Prescaler : uint32_t {
  Div1 = 0b000 << RCC_CFGR_PPRE1_Pos, Div2 = 0b100 << RCC_CFGR_PPRE1_Pos, Div4 = 0b101 << RCC_CFGR_PPRE1_Pos, Div8 = 0b110 << RCC_CFGR_PPRE1_Pos,
  Div16 = 0b111 << RCC_CFGR_PPRE1_Pos
}
 
enum  Apb2Prescaler : uint32_t {
  Div1 = 0b000 << RCC_CFGR_PPRE2_Pos, Div2 = 0b100 << RCC_CFGR_PPRE2_Pos, Div4 = 0b101 << RCC_CFGR_PPRE2_Pos, Div8 = 0b110 << RCC_CFGR_PPRE2_Pos,
  Div16 = 0b111 << RCC_CFGR_PPRE2_Pos
}
 
enum  Clock48Source { Hsi48 = 0, PllSai1Q = RCC_CCIPR1_CLK48MSEL_0, PllQ = RCC_CCIPR1_CLK48MSEL_1, Msi = RCC_CCIPR1_CLK48MSEL_1 | RCC_CCIPR1_CLK48MSEL_0 }
 
enum  ClockOutputSource : uint32_t {
  Disable = 0b0000, SystemClock = (0b0001 << RCC_CFGR_MCOSEL_Pos), MultiSpeedInternalClock = (0b0010 << RCC_CFGR_MCOSEL_Pos), InternalClock = (0b0011 << RCC_CFGR_MCOSEL_Pos),
  ExternalClock = (0b0100 << RCC_CFGR_MCOSEL_Pos), ExternalCrystal = ExternalClock, Pll = (0b0101 << RCC_CFGR_MCOSEL_Pos), LowSpeedInternalClock = (0b0110 << RCC_CFGR_MCOSEL_Pos),
  LowSpeedExternalClock = (0b0111 << RCC_CFGR_MCOSEL_Pos), Hsi48 = (0b1000 << RCC_CFGR_MCOSEL_Pos)
}
 
enum  CanClockSource : uint32_t { Hse = 0, PllQ = RCC_CCIPR1_FDCANSEL_0, PllSai1P = RCC_CCIPR1_FDCANSEL_1 }
 
enum  CanPrescaler : uint8_t {
  Div1 = 0b0000, Div2 = 0b0001, Div4 = 0b0010, Div6 = 0b0011,
  Div8 = 0b0100, Div10 = 0b0101, Div12 = 0b0110, Div14 = 0b0111,
  Div16 = 0b1000, Div18 = 0b1001, Div20 = 0b1010, Div22 = 0b1011,
  Div24 = 0b1100, Div26 = 0b1101, Div28 = 0b1110, Div30 = 0b1111
}
 FDCAN subsystem prescaler common to all FDCAN instances.
 
enum  MsiFrequency : uint32_t {
  kHz100 = 0b0000 << RCC_CR_MSIRANGE_Pos, kHz200 = 0b0001 << RCC_CR_MSIRANGE_Pos, kHz400 = 0b0010 << RCC_CR_MSIRANGE_Pos, kHz800 = 0b0011 << RCC_CR_MSIRANGE_Pos,
  MHz1 = 0b0100 << RCC_CR_MSIRANGE_Pos, MHz2 = 0b0101 << RCC_CR_MSIRANGE_Pos, MHz4 = 0b0110 << RCC_CR_MSIRANGE_Pos, MHz8 = 0b0111 << RCC_CR_MSIRANGE_Pos,
  MHz16 = 0b1000 << RCC_CR_MSIRANGE_Pos, MHz24 = 0b1001 << RCC_CR_MSIRANGE_Pos, MHz32 = 0b1010 << RCC_CR_MSIRANGE_Pos, MHz48 = 0b1011 << RCC_CR_MSIRANGE_Pos
}
 
enum  ClockOutputPrescaler : uint32_t {
  Div1 = 0, Div2 = (1 << RCC_CFGR_MCOPRE_Pos), Div4 = (2 << RCC_CFGR_MCOPRE_Pos), Div8 = (3 << RCC_CFGR_MCOPRE_Pos),
  Div16 = (4 << RCC_CFGR_MCOPRE_Pos)
}
 
enum  VoltageScaling : uint32_t { Range0 = 0, Range1 = PWR_CR1_VOS_0, Range2 = PWR_CR1_VOS_1 }
 

Static Public Member Functions

static void setCanClockSource (CanClockSource source)
 
static bool setCanPrescaler (CanPrescaler prescaler)
 Configure CAN subsystem prescaler. More...
 
static bool enableInternalClock (uint32_t waitCycles=2048)
 
static bool enableInternalClockMHz48 (uint32_t waitCycles=2048)
 
static bool enableMultiSpeedInternalClock (MsiFrequency msi_frequency=MsiFrequency::MHz4, uint32_t waitCycles=2048)
 
static bool enableExternalClock (uint32_t waitCycles=2048)
 
static bool enableExternalCrystal (uint32_t waitCycles=2048)
 
static bool enableLowSpeedInternalClock (uint32_t waitCycles=2048)
 
static bool enableLowSpeedExternalClock (uint32_t waitCycles=2048)
 
static bool enableLowSpeedExternalCrystal (uint32_t waitCycles=2048)
 
static bool enablePll (PllSource source, const PllFactors &pllFactors, uint32_t waitCycles=2048)
 
static bool disablePll (uint32_t waitCycles=2048)
 
static bool enableSystemClock (SystemClockSource src, uint32_t waitCycles=2048)
 
static bool enableRealTimeClock (RealTimeClockSource src)
 
static bool enableWatchdogClock (WatchdogClockSource)
 
static void setClock48Source (Clock48Source source)
 
static bool enableClockOutput (ClockOutputSource src, ClockOutputPrescaler div=ClockOutputPrescaler::Div1)
 
static bool setAhbPrescaler (AhbPrescaler prescaler)
 
static bool setApb1Prescaler (Apb1Prescaler prescaler)
 
static bool setApb2Prescaler (Apb2Prescaler prescaler)
 
static bool setVoltageScaling (VoltageScaling voltage, uint32_t waitCycles=2048)
 
template<uint32_t Core_Hz, uint16_t Core_mV = 3300>
static uint32_t setFlashLatency ()
 
template<uint32_t Core_Hz>
static void updateCoreFrequency ()
 
template<class... Signals>
static void connect ()
 
template<Peripheral peripheral>
static void enable ()
 
template<Peripheral peripheral>
static bool isEnabled ()
 
template<Peripheral peripheral>
static void disable ()
 

Static Public Attributes

static constexpr uint32_t LsiFrequency = 32'000
 
static constexpr uint32_t HsiFrequency = 16'000'000
 
static constexpr uint32_t BootFrequency = 4'000'000
 

Detailed Description

Reset and Clock Control for STM32 devices.

This class abstracts access to clock settings on the STM32. You need to use this class to enable internal and external clock sources & outputs, set PLL parameters and AHB & APB prescalers. Don't forget to set the flash latencies.

Author
Niklas Hauser

Member Enumeration Documentation

enum modm::platform::Rcc::PllSource : uint32_t
strong
Enum ValuesDocumentation
Hsi 

High speed internal clock (16 MHz)

Hse 

High speed external clock.

Msi 

Multi speed internal clock.

Member Function Documentation

bool modm::platform::Rcc::disablePll ( uint32_t  waitCycles = 2048)
static

Disable PLL.

Parameters
waitCyclesNumber of cycles to wait for the pll to stabilise. Default: 2048.
bool modm::platform::Rcc::enablePll ( PllSource  source,
const PllFactors &  pllFactors,
uint32_t  waitCycles = 2048 
)
static

Enable PLL.

Parameters
sourceSource select for PLL. If you are using HSE you must enable it first (see enableHse()).
factorsStruct with all pll factors.
See also
PllFactors.
Parameters
waitCyclesNumber of cycles to wait for the pll to stabilise. Default: 2048.
bool modm::platform::Rcc::setCanPrescaler ( CanPrescaler  prescaler)
static

Configure CAN subsystem prescaler.

Warning
Configure the prescaler before enabling the CAN peripherals
Returns
true if setting the prescaler was successful
template<uint32_t Core_Hz, uint16_t Core_mV = 3300>
static uint32_t modm::platform::Rcc::setFlashLatency ( )
static

Set flash latency for CPU frequency and voltage. Does nothing if CPU frequency is too high for the available voltage.

Returns
maximum CPU frequency for voltage.
Return Values
<=CPU_Frequencyflash latency has been set correctly.
>CPU_Frequencyrequested frequency too high for voltage.
The documentation for this class was generated from the following files: